Design and Optimization of High-performance Low-power CMOS VLSI Interconnects

Released on by Yulei Zhang
preview-18

  • Design and Optimization of High-performance Low-power CMOS VLSI Interconnects Book Detail

  • Author : Yulei Zhang
  • Release Date : 2011
  • Publisher :
  • Genre :
  • Pages : 115
  • ISBN 13 : 9781124738604
  • File Size : 6,6 MB
DOWNLOAD BOOK

Design and Optimization of High-performance Low-power CMOS VLSI Interconnects by Yulei Zhang PDF Summary

Book Description: As semiconductor technology advances in the ultra deep sub-micron era, on-chip global interconnections have been an ever-greater barrier to achieving high-performance and low-power for the increasingly larger system-on-chip (SoC) designs. Various on-chip interconnection schemes are proposed to tackle the scaling issue of global wires by manipulating the wire operation regions, changing signaling methods, and applying different equalization techniques. Optimization frameworks are also proposed to aid the transmitter-wire-receiver co-design based on user-defined constraints. For the six representative global interconnection schemes, we investigate their performance metrics with technology scaling by performing optimizations using the proposed SQP-based framework. A set of simple models is also developed to enable early-stage system-level analysis. Performance of different interconnection schemes are predicted and compared over several technology nodes. We further perform studies on the pipelined $RC$ interconnection by exploring its performance metrics with voltage and technology scaling based on different design objectives. A performance evaluation flow is developed to generate the optimal designs for given objectives. Also, impacts of pipelining depth, voltage and technology scaling are illustrated. Finally, we propose an energy-efficient high-speed on-chip global interconnection by employing continuous-time active equalization. Modeling and design of transmitter and receiver circuits are discussed. Analytical formula of received eye-opening is derived for system-level design planning. We further perform transmitter-receiver co-design through an optimization framework and explore the design space to generate design based on best energy-throughput tradeoff.

Disclaimer: www.yourbookbest.com does not own Design and Optimization of High-performance Low-power CMOS VLSI Interconnects books pdf, neither created or scanned. We just provide the link that is already available on the internet, public domain and in Google Drive. If any way it violates the law or has any issues, then kindly mail us via contact us page to request the removal of the link.

Low Power Digital CMOS Design

Low Power Digital CMOS Design

File Size : 9,9 MB
Total View : 4518 Views
DOWNLOAD

Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitation

Low-Power Cmos Vlsi Circuit Design

Low-Power Cmos Vlsi Circuit Design

File Size : 96,96 MB
Total View : 5035 Views
DOWNLOAD

This is the first book devoted to low power circuit design, and its authors have been among the first to publish papers in this area.ยท Low-Power CMOS VLSI Desi

Low-Power CMOS Circuits

Low-Power CMOS Circuits

File Size : 80,80 MB
Total View : 2602 Views
DOWNLOAD

The power consumption of microprocessors is one of the most important challenges of high-performance chips and portable devices. In chapters drawn from Piguet's

Practical Low Power Digital VLSI Design

Practical Low Power Digital VLSI Design

File Size : 36,36 MB
Total View : 3583 Views
DOWNLOAD

Practical Low Power Digital VLSI Design emphasizes the optimization and trade-off techniques that involve power dissipation, in the hope that the readers are be