Negative Bias Temperature Instability and Charge Trapping Effects on Analog and Digital Circuit Reliability

Released on by Yixin Yu
preview-18

  • Negative Bias Temperature Instability and Charge Trapping Effects on Analog and Digital Circuit Reliability Book Detail

  • Author : Yixin Yu
  • Release Date : 2007
  • Publisher :
  • Genre :
  • Pages : 63
  • ISBN 13 :
  • File Size : 64,64 MB
DOWNLOAD BOOK

Negative Bias Temperature Instability and Charge Trapping Effects on Analog and Digital Circuit Reliability by Yixin Yu PDF Summary

Book Description: Nanoscale p-channel transistors under negative gate bias at an elevated temperature show threshold voltage degradation after a short period of stress time. In addition, nanoscale (45 nm) n-channel transistors using high-k (HfO2) dielectrics to reduce gate leakage power for advanced microprocessors exhibit fast transient charge trapping effect leading to threshold voltage instability and mobility reduction. A simulation methodology to quantify the circuit level degradation subjected to negative bias temperature instability (NBTI) and fast transient charge trapping effect has been developed in this thesis work. Different current mirror and two-stage operation amplifier structures are studied to evaluate the impact of NBTI on CMOS analog circuit performances for nanoscale applications. Fundamental digital circuit such as an eleven-stage ring oscillator has also been evaluated to examine the fast transient charge transient effect of HfO2 high-k transistors on the propagation delay of ring oscillator performance. The preliminary results show that the negative bias temperature instability reduces the bandwidth of CMOS operating amplifiers, but increases the amplifier's voltage gain at midfrequency range. The transient charge trapping effect increases the propagation delay of ring oscillator. The evaluation methodology developed in this thesis could be extended to study other CMOS device and circuit reliability issues subjected to electrical and temperature stresses.

Disclaimer: www.yourbookbest.com does not own Negative Bias Temperature Instability and Charge Trapping Effects on Analog and Digital Circuit Reliability books pdf, neither created or scanned. We just provide the link that is already available on the internet, public domain and in Google Drive. If any way it violates the law or has any issues, then kindly mail us via contact us page to request the removal of the link.

Analog IC Reliability in Nanometer CMOS

Analog IC Reliability in Nanometer CMOS

File Size : 15,15 MB
Total View : 8554 Views
DOWNLOAD

This book focuses on modeling, simulation and analysis of analog circuit aging. First, all important nanometer CMOS physical effects resulting in circuit unreli