Low Power and Process Variation Aware SRAM and Cache Design

preview-18
  • Low Power and Process Variation Aware SRAM and Cache Design Book Detail

  • Author : Avesta Sasan
  • Release Date : 2015-02-04
  • Publisher : Springer
  • Genre : Technology & Engineering
  • Pages : 200
  • ISBN 13 : 9781461422716
  • File Size : 2,2 MB

Low Power and Process Variation Aware SRAM and Cache Design by Avesta Sasan PDF Summary

Book Description: This book addresses process variability and power management for embedded memories, which are becoming dominant components in today’s Systems on Chip (SoCs). It provides thorough background on voltage scaling and the reliability effects on memories, while describing memory behavior at different voltages and frequencies. The authors describe a cross-layer approach, simultaneously targeting the manufacturing of devices, the inner-design of the memory circuits, as well as the way they are architected into a system. This approach enables the design of reliable, power-efficient systems in which memories are dominating area, power, and performance.

Disclaimer: www.yourbookbest.com does not own Low Power and Process Variation Aware SRAM and Cache Design books pdf, neither created or scanned. We just provide the link that is already available on the internet, public domain and in Google Drive. If any way it violates the law or has any issues, then kindly mail us via contact us page to request the removal of the link.