Parasitic Substrate Coupling in High Voltage Integrated Circuits

Released on by Pietro Buccella
preview-18

  • Parasitic Substrate Coupling in High Voltage Integrated Circuits Book Detail

  • Author : Pietro Buccella
  • Release Date : 2018-03-14
  • Publisher : Springer
  • Genre : Technology & Engineering
  • Pages : 195
  • ISBN 13 : 3319743821
  • File Size : 5,5 MB
DOWNLOAD BOOK

Parasitic Substrate Coupling in High Voltage Integrated Circuits by Pietro Buccella PDF Summary

Book Description: This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific protections.

Disclaimer: www.yourbookbest.com does not own Parasitic Substrate Coupling in High Voltage Integrated Circuits books pdf, neither created or scanned. We just provide the link that is already available on the internet, public domain and in Google Drive. If any way it violates the law or has any issues, then kindly mail us via contact us page to request the removal of the link.

Substrate Noise Coupling in RFICs

Substrate Noise Coupling in RFICs

File Size : 66,66 MB
Total View : 9037 Views
DOWNLOAD

The book reports modeling and simulation techniques for substrate noise coupling effects in RFICs and introduces isolation structures and design guides to mitig

Noise Coupling in System-on-Chip

Noise Coupling in System-on-Chip

File Size : 66,66 MB
Total View : 2111 Views
DOWNLOAD

Noise Coupling is the root-cause of the majority of Systems on Chip (SoC) product fails. The book discusses a breakthrough substrate coupling analysis flow and